

N THE ADMITTED STATES PATENT AND TRADEMARK OFFICE

In re Application of:) Francisco Dhuana M. Dhu		
Sehat SUTARDJA	Examiner: Phuong M. Ph		
Application No.: 09/737,743) Group Art Unit: 2631)		
Filed: December 18, 2000))		
For: ACTIVE REPLICA TRANSFORMER HYBRID)) Date: August 9, 2005)		

INFORMATION DISCLOSURE STATEMENT

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:

In compliance with the duty of disclosure under 37 CFR § 1.56 and the requirements of M.P.E.P. § 2001.06(c), and in accordance with the practice under 37 CFR §§ 1.97 and 1.98, the Examiner's attention is directed to the documents listed on the enclosed PTO-1449 and to copies of any non-U.S. Patent or literature reference submitted herewith. It is respectfully noted that Applicants do not have copies of certain literature and non-U.S. patent documents listed on the enclosed PTO-1449 forms. Applicants will provide copies of such to the Patent Office as soon as possible. If the Examiner has not received such copies at the time of consideration of this IDS, the Examiner is respectfully requested to contact the Applicants' undersigned attorney.

In accordance with 37 CFR § 1.97(h), this Information Disclosure Statement is not to be construed as an admission that the information cited is or is considered to be material to patentability as defined in 37 CFR § 1.56(b), nor as an admission that the information constitutes prior art within the meaning of 35 USC §§ 102 and/or 103.

It is respectfully requested that the information listed on the PTO-1449 be considered by the Examiner, and that an initialed copy of the PTO-1449 be returned indicating that such information was considered.

No fee is believed necessary for the submission of this Information Disclosure Statement. However, if deemed necessary, the Commissioner is authorized to charge the IDS fee of \$180.00 to Deposit Account No. 50-1710.

MP0020 Patent

Should the Examiner have any questions, Applicant's undersigned attorney is reachable by telephone in our Washington, D.C. office at (202) 625-3547. The correspondence address of record is provided below.

IP Docket Katten Muchin Rosenman, LLP 1025 Thomas Jefferson St., NW East Lobby, Suite 700 Washington, DC 20007-5201 Facsimile No.: (202) 298-7570

Respectfully submitted, KATTEN MUCHIN ROSENMAN, LLP

Andrew J. Bateman

Registration No. 45,573

FORM PTO 1449 MODIFIED ALGO 9 2005				ATTORNEY DOCKET NO.		APPLICATION NO.		
U.S. PATENT AND TRADEMARK OFFICE				MP0020		37,743		
LIST OF REFERENCES CITED BY APPLICANT			APPLICANT					
DATE SUBMITTED TO USPTO: August 9, 2005				Sehat SUTARDJA FILING DATE GROUP				
				12/18/2000		2631		
OREIGN PAT	ENT DOCUMENTS		1	-, , , , , _ , , , ,				
*EXAMINER INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION OR ABSTRACT		
	WO 00/28663 A3	05/18/2000	Europe					
	WO 00/28691 A3	05/18/2000	Europe					
THER DOCU	 MENTS (Including author, 1	itle, date, pertinent p	ages, etc.)					
	Rao, Short Course: Lo	ocal Area Networks						
	Razavi, Principles of Data Conversion System Design							
	Mano, Digital Logic and Computer Design							
·	Farjad-rad, et al., 4.5 A 0.2-2GHz 12mW Multiplying DLL for Low-Jitter Clock Synthesis in Highly Integrated Data Communication Chip Gotoh, et al., All-Digital Multi-Phase Delay Locked Loop for Internal Timing Generation in Embedded							
	and/or High-Speed DRAMS Johnson, et al., THAM 11.2: A Variable Delay Line Phase Locked Loop for CPU-Coprocessor Synchronization							
	Sonntag, et al., FAM: 11.5: A Monolithic CMOS 10MHz DPLL for Burse-Mode							
	Garlepp, et al., A Portable Digital DLL Architecture for CMOS Interface Circuits							
	Lin, et al., A Register-Controller Symmetrical DLL for Double-Data-Rate DRAM							
	Garlepp, et al., A Portable Digital DLL for High-Speed CMOS Interface Circuits							
	Dehng, et al., Clock-Deskaw Buffer Using a SAR-Controlled Delay-Locked Loop							
	Kim, et al., A Low-Power Small-Area 7.28-ps-Jitter 1-GHz DLL-Based Clock Generator							
	Dehng, et al., A Fast-Lock Mixed-Mode DLL Using a 2-b SAR Algorithm							
	Lin, et al., A 10-b, 500	Msample/s CMOS [DAC in 0.6mm2					
								
				<u></u>		·		
								